

#10A/121203
V-Jones



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Takaki YOSHIDA et al.

Serial No.: 09/697,305

Group Art Unit: 2133

Filed: October 27, 2000

Examiner: Joseph D. Torres

For: FAULT DETECTING METHOD AND LAYOUT METHOD
FOR SEMICONDUCTOR INTEGRATED CIRCUIT

RECEIVED

DEC 04 2003

Technology Center 2100

AMENDMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

Sir:

In response to the Office Action mailed May 28, 2003,
please amend the above-identified application as follows: